

Midterm Exam

(February 20th @ 7:30 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (20 PTS)

- Compute the result of the following operations. The operands are signed fixed-point numbers. The result must be a signed fixed-point number. For the division, use $x = 5$ fractional bits.

$1.0111 + 1.101001$	$1.010101 - 1000.0101$	$01.11111 + 0.10001$
10.101×1.01101	1.001×0.1011	$10.1010 \div 0.101$

PROBLEM 2 (10 PTS)

- Represent these numbers in Fixed Point Arithmetic (signed numbers). Select the minimum number of bits in each case.
 $\checkmark -32.125$ $\checkmark 17.75$

- Complete the table for the following fixed point formats (signed numbers): (6 pts.)

Integer bits	Fractional Bits	FX Format	Range	Resolution
8	6			
6	4			


PROBLEM 3 (40 PTS)

- Calculate the result (provide the 32-bit result) of the following operations with 32-bit floating point numbers. Truncate the results when required. When doing fixed-point division, use 4 fractional bits. Show your procedure.

$\checkmark 40D00000 + C2EA0000$	$\checkmark 50A90000 - 4F480000$	$\checkmark 80200000 \times 7AB80000$	$\checkmark FB380000 \div 48C00000$
----------------------------------	----------------------------------	---------------------------------------	-------------------------------------

PROBLEM 4 (30 PTS)

- "Integer Base-2 Logarithm": This circuit computes $L = \lceil \log_2 A \rceil$, where A is an unsigned n -bit number stored in register A. The digital system is depicted below: FSM + Datapath. Example: For $n = 8$: if $A = 00110110$, then $L = 0110$.
 \checkmark Note that for $n = 8$, if $A = a_7a_6a_5a_4a_3a_2a_1a_0$, then $\lfloor A/2 \rfloor = 0a_7a_6a_5a_4a_3a_2a_1$. Also: $z = 1$ if $\lfloor A/2 \rfloor = 0$.
 \checkmark m-bit counter: $sclr$. If $E = sclr = 1$, the count is initialized to zero. If $E = 1, sclr = 0$, the count is increased by 1.
 \checkmark Register: If $E = 1: sclr = 1 \rightarrow$ Clear, $sclr = 0 \rightarrow$ Load.
- Sketch the Finite State Machine diagram (in ASM form) given the algorithm (for $n = 8, m = 4$). (18 pts.)
 \checkmark The process begins when s is asserted, at this moment we capture DA on register A. Then the process continues by updating A and it is concluded when $A = 1$. The signal $done$ is asserted when we finish computing $\lceil \log_2 A \rceil$.
- Complete the timing diagram where $n = 8, m = 4$. (12 pts.)



ALGORITHM

```

L ← 0
while A ≠ 1
    A ← A - ⌊A/2⌋
    L ← L + 1
end while

```

